Abstract. Barrington, Straubing & Thérien (1990) conjectured that the Boolean And function can not be computed by polynomial size constant depth circuits built from modular counting gates, i.e., by CC 0 circuits. In this work we show that the And function can be computed by uniform probabilistic CC 0 circuits that use only O(log n) random bits. This may be viewed as evidence contrary to the conjecture. As a consequence of our construction we get that all of ACC 0 can be computed by probabilistic CC 0 circuits that use only O(log n) random bits. Thus, if one were able to derandomize such circuits, one would obtain a collapse of circuit classes giving ACC 0 = CC 0 . We present a derandomization of probabilistic CC 0 circuits using And and Or gates to obtain ACC 0 = And • Or • CC 0 = Or • And • CC 0 . (And and Or gates of sublinear fan-in suffice in non-uniform setting.) Both these results hold for uniform as well as non-uniform circuit classes. For non-uniform circuits we obtain the stronger conclusion that ACC 0 = rand − ACC 0 = rand − CC 0 = rand(log n)−CC 0 , i.e., probabilistic ACC 0 circuits can be simulated by probabilistic CC 0 circuits using only O(log n) random bits. As an application of our results we obtain a characterization of ACC 0 by constant width planar nondeterministic branching programs, improving a previous characterization for the quasi-polynomial size setting.
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Introduction
Bounded depth circuits are a natural computational model introduced in early 1980's as a restriction of general Boolean circuits. Despite the almost 30 years c c 19 (2010) of study we still do not know the model quite well. The celebrated results of Furst, Saxe & Sipser (1984) , also proven independently by Ajtai (1983) , show that the Parity (Mod 2 ) function cannot be computed by polynomial size 1 constant depth circuits consisting of And and Or gates of unbounded fan-in -AC 0 circuits. This result was further improved by Yao (1985) and Håstad (1987) to show that exponential size is necessary to compute Parity by AC 0 circuits. Razborov (1987) and Smolensky (1987) extended this result to show that exponential size is necessary to compute Mod q by constant depth circuits consisting of And, Or and Mod p gates of unbounded fan-in -ACC 0 circuits -if p is a prime co-prime with q. Since then our understanding did not expand much further as far as lower bounds are concerned. Indeed, we cannot rule out that all functions in NP are computable by depth 3 circuits consisting of Mod 6 gates with the number of gates being linear in the input size. Such a possibility seems highly implausible, though.
In fact, Barrington, Straubing & Thérien (1990b) conjectured that even the Boolean And function cannot be computed by polynomial size bounded depth circuits consisting entirely of Mod q gates -CC 0 circuits. This seems to be a natural conjecture dual to the fact that Mod q cannot be efficiently computed by And and Or. The conjecture is indeed true when q = p k is a prime power (Barrington et al. 1990b) : any constant depth circuit consisting of only Mod q gates, q = p k , is equivalent to a constant degree polynomial over Z p and therefore cannot compute the And function at all regardless of its size. On the other hand, when q is not a prime power exponentially large CC 0 circuits can compute any Boolean function (Barrington et al. 1990b) . Improving on results of Barrington (1992) and Smolensky (1990) , Thérien (1994) showed that CC 0 circuits computing And require at least Ω(n) gates at the bottom level. To date no better lower bound on the number of gates has been obtained for CC 0 circuits computing any explicit function.
In this paper we show that probabilistic CC 0 circuits can compute And. These circuits can be constructed to use only O(log n) random bits. As a consequence, the entire class ACC 0 can be computed by probabilistic CC 0 circuits using only O(log n) random bits. We suggest that this fact may be viewed as evidence that And can in fact be computed by small CC 0 circuits. Obviously, if our probabilistic CC 0 circuits could be derandomized we would obtain a family of CC 0 circuits computing the And function. However, we do not know how to do this. (Here by derandomization of probabilistic CC 0 circuits we mean finding deterministic CC 0 circuits computing the same func- Barrington (1989) , that constant width polynomial size branching programs as well as Boolean circuits compute exactly NC 1 . His proof proceeds by showing that the word problem over the group S 5 of permutations on 5 elements is complete for NC 1 . Barrington & Thérien (1988) Barrington et al. and Hansen. Namely, AC 0 is precisely the class of functions computed by constant width upward planar circuits of polynomial size (Barrington et al. 1999) , and ACC 0 is precisely the class of functions computed by constant width planar circuits of polynomial size (Hansen 2006a) . Turning to the model of branching programs, Barrington c c 19 (2010) et al. (1998) and Vinay (1996) gave a characterization of AC 0 by constant width upward planar nondeterministic branching programs. Recently, Hansen (2008) gave a characterization of ACC 0 by constant width planar nondeterministic branching programs, but only in the quasi-polynomial size setting -it was left as an open question whether such a characterization could be obtained in the polynomial size setting. We can now answer this in the affirmative.
The techniques that we use to obtain our results are not new and some of the key facts needed to show our results were in some form known earlier (Allender et al. 1998; Barrington et al. 1990b) . However, the consequences of these facts seem to have escaped attention. Our techniques rest mainly on the approximation method introduced by Razborov (1987) and its extensions. As such one may expect that further ideas will be needed in order to derandomize CC 0 circuits. We do feel however that our results shed new light on the power of such circuits.
Our understanding of CC 0 circuits is still very limited. Despite that fact, it is now well established that counting modulo a composite number can have surprising computational power (Barrington et al. 1994; Hansen 2006b ). Indeed, our current understanding of this power has been sufficient to exploit it in exciting constructions such as set systems with restricted intersections and Ramsey graphs (Grolmusz 2000) as well as the recent 3-query locally decodable codes (Efremenko 2009 ).
Preliminaries
2.1. Boolean circuits. We assume the reader is familiar with the notion of Boolean circuits as presented in e.g. Vollmer (1999) . For clarity we recall definitions of particular circuit classes that we will use. For a function f : {0, 1} * → {0, 1} and an integer n, f n denotes f restricted to the inputs of size n. For the circuit families we define next we allow inputs to be variables, or negated variables, as well as the constants 0 and 1. First, we define circuit classes associated with polynomial size circuits. We say that f is in AC 0 if there is a family of circuits {C n } n≥1 such that the circuit C n is of size polynomial in n and constant depth, it consists of unbounded fan-in And and Or gates, and it computes f n . We call such a circuit family AC 0 circuits. Similarly, for a fixed integer m > 1, we say that f is in CC of size s(n) if there is a family of circuits {C n } n≥1 such that the circuit C n is of size s(n) and constant depth, it consists of unbounded fan-in And and Or gates, and it computes f n . We call such a circuit family AC 0 circuits of size s(n). For other types of circuits we shall use similar notions. Hence, either the circuit size bound is stated explicitly or it is assumed to be polynomial. By the size of a circuit we understand the number of wires (see Koucký et al. 2005) . If G is a Boolean function and C is a circuit class, i.e., a class of circuit families, then by G • C we understand the class of families of circuits in which the top (output) gate of each circuit computes the function G and takes as its inputs the outputs of circuits of type C. Furthermore, for (n) : N → N, G (n) • C denotes families of circuits in which the output gate computes G (n) where n stands for the size of the input to the whole circuit.
We also consider functions computable by probabilistic circuits. For circuits of type C we say that f is in rand(r(n))−C if f is computable by a family of circuits {C n } n≥1 of type C where each circuit C n takes, in addition to its actual input of size n, also O(r(n)) many random bits and for each input x ∈ {0, 1} n it outputs f n (x) with probability ≥ 2/3, where the probability is taken over the random bits. By rand−C we denote k>0 rand(n k )−C. We will consider uniform as well as non-uniform circuits. We say that a circuit family {C n } is uniform if the connectivity language of the circuit family is computable in linear space and polynomial time in the size of gate indices. One could call this DPLOGTIME-uniformity whereas the usual DLOGTIMEuniformity (Barrington et al. 1990a; Ruzzo 1981) corresponds to the case of the connectivity language being computable in linear time in the size of the gate indices. One may wonder why we use DPLOGTIME-uniformity instead of the more usual DLOGTIME-uniformity. Several of our proofs use walks on expanders and the outcome of the expander walks is essentially built into the circuit. Hence a procedure that constructs the circuit or decides its connectivity language has to be able to calculate those outcomes. This can certainly be done in time polynomial in the length of the expander walks but we do not know how to do it in linear time. In the last section we will use the weaker notion of logspace-uniformity where one only requires that there is a procedure running in space O(log n) that on input 0 n outputs a complete description of C n . Whenever m is not a prime power, it turns out that CC 0 [m] circuits are able to compute any Boolean function. That is an easy consequence of the following proposition which appears implicitly in Barrington et al. (1990b) and can be found stated explicitly in Straubing & Thérien (2006) Caussinus (1996) observed that this directly implies the same lower bound for the And function without assuming p is a prime power: Theorem 2.3 (Barrington et al.; Caussinus) . Any Mod p •Mod q circuit computing the And function must be of size 2 Ω(n) .
For the depth-2 CC 0 circuits, an exponential lower bound was obtained already earlier by Krause & Waack (1995) , for the sequence equality function. No good lower bound is known for the Or function, however.
Next, we will consider CC 0 circuits of depth larger than 2 that also compute the And function. For this as well as for our probabilistic circuits we will use the following scaled down version of Proposition 2.1, giving polynomial size circuits:
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Proposition 2.4 (Barrington et al.) . If p, q ≥ 2 are co-prime integers and n ≥ 2, then the And log n and Or log n functions on log n inputs can be computed by uniform depth-2 Mod p • Mod q circuits of size polynomial in n.
To compute the And and Or functions on more inputs we may compose these circuits in a tree: We remark that it is possible to improve the depth of the circuit from 2k to k + 2 using a result of Straubing & Thérien (2006 Thus for any > 0, the And and Or functions may be computed by constant depth CC 0 circuits of size 2 O(n ) . A downside of the above construction is that the depth increase as tends to 0. Interestingly, such an increase can be completely avoided using the polynomials constructed by Barrington et al. (1994) 
Randomness efficient sampling via expanders.
For some of our results we will need to use random bits efficiently. The main tool for randomness efficient sampling that we will use are random walks on expanders. There is a large body of literature on expander graphs and we refer the reader to an excellent survey by Hoory et al. (2006) . We will make use of the following results. Margulis (1973) and Gabber & Galil (1981) describe a sequence of simple 8-regular graphs G n , with G n having n 2 vertices, that are known to satisfy the following property (Ajtai et al. 1987; Alon et al. 1995 Here by a simple random walk we understand a random walk where the next vertex is determined by sampling an edge going out from the current vertex uniformly at random and moving to the neighbor along that edge. (In case of a self-loop the neighbor will be identical to the current vertex.) For an even integer m and n = 2 m/2 , consider the Gaber-Galil graph G n on 2 m vertices. For an integer > 1 and z ∈ {0, 1} m+3 we denote by rw m (z) 0 , rw m (z) 1 , . . . , rw m (z) the sequence of vertices visited by a walk of length on G n determined by z; the first m bits of z determine the starting vertex rw m (z) 0 of the walk, and each consecutive three bits of z determine the neighbor of the current vertex that will be the next vertex. Here we assume that there is some fixed canonical labeling of vertices and edges of G n . One can verify from the definition of G n (Hoory et al. 2006 ) that for the natural labeling of G n , each rw m (z) i is computable in time polynomial in m and given m, i and z.
Probabilistic construction
In this section we prove that ACC 0 is contained in rand(log n)−CC 0 . First, we use the technique of Razborov (1987) and Smolensky (1987) We need the following simple lemma in the proof:
Lemma 3.2. Let q ≥ 2 and n ≥ 1 be integers. Let x ∈ {0, 1} n be nonzero. Pick uniformly at random a set S ⊆ {1, . . . , n}, i.e., include every i ∈ {1, . . . , n} in S independently with probability 1/2. Then with probability at most 1/2 we have i∈S x i ≡ 0 (mod q).
Proof. Pick k such that x k = 1. It is sufficient to prove the statement conditioned on every possible value of the partial sum ( i∈S\{k} x i mod q). We will have three cases depending on this value. In case the partial sum is 0, the total sum will be 0 modulo q only if k is not included in S, which happens with probability 1/2. In case the partial sum is q − 1, the total sum will be 0 modulo q only if k is included in S, which happens with probability 1/2. Finally, in case the partial sum is in the set {1, . . . , q − 2}, the total sum will never be 0 modulo q, regardless of whether k is included in S.
Proof of the Main Lemma. Let = log 2 n . Pick independently and uniformly at random sets S 1 , S 2 , . . . , S ⊆ {1, . . . , n}. We claim that for any x ∈ {0, 1} n , with probability at least 1 − 1 n log n , the following circuit computes the Or of x correctly:
Indeed, let x = 0 n and j be fixed. The previous lemma implies that, Mod q {x i ; i ∈ S j } evaluates to one with probability ≥ 1/2. As S 1 , . . . , S are chosen independently, the probability that for all j, Mod q {x i ; i ∈ S j } 220 Hansen & Koucký c c 19 (2010) evaluates to zero is at most 2 − ≤ n − log n . For x = 0 n the circuit clearly evaluates to zero always. Since Mod q can be computed using Mod pq gates and by Corollary 2.5 Or log 2 n can be computed by polynomial size CC 0 circuits, we obtain a probabilistic distribution of deterministic CC 0 circuits computing
Or n of a given input with high probability. (For each choice of sets S 1 , . . . , S we have one CC 0 circuit.) To obtain a probabilistic CC 0 circuit rather than the probability distribution of deterministic circuits we use × n random bits r 1,1 , r 1,2 , . . . , r ,n in addition to the input x. Bits r j,1 , . . . , r j,n determine the characteristic sequence of set S j . Thus the computation of the final probabilistic circuit proceeds according to the following formula: gates we obtain a probabilistic CC 0 circuit computing the same function as the original ACC 0 circuit. The success probability of this circuit will be at least 1 − O(
Although our Main Theorem could have been derived from the work of Barrington et al. (1990b) and Allender et al. (1998) , the fact stated in our Main Theorem does not seem to be previously known. We note that the simulation from the above prove can be done efficiently in size. Using the downward selfreducibility of Or n (Allender & Koucký 2008; Koucký 2009) The above proof of the main lemma requires polynomially many random bits. Although we do not know how to derandomize these circuits we can at least reduce the required number of random bits. Allender et al. (1998) provide a more randomness efficient construction of Or n : Proposition 3.4 (Allender et al. 1998, Lemma 4.4) . For each c ≥ 1, Or n can be computed with error ≤ 1/n c by probabilistic polynomial size constant depth circuits consisting of Mod 2 and And O(log n) gates and taking O(log n) random bits.
The proof of Allender et al. is based on the randomness optimal isolation lemma of Chari et al. (1993) and random walks on expanders (Impagliazzo & Zuckerman 1989). Allender et al. (1998) claim that their construction is logspace-uniform. One can verify that it is DPLOGTIME-uniform and can be generalized to arbitrary Mod q gates. We state the following generalization of the proposition and prove it using the original Valiant-Vazirani isolation lemma (Valiant & Vazirani 1985) based on pair-wise independent hash functions:
Lemma 3.5. For all c ≥ 1 and co-prime integers p, q ≥ 2, Or n can be computed with error ≤ 1/n c by uniform probabilistic polynomial size constant depth circuits consisting of Mod pq gates and taking O(log n) random bits.
Proof. The random bits in the Main lemma were used to select a number of sets S 1 , . . . , S . It turns out that one does not need to use fully independent random bits but rather one can use somewhat correlated bits. In particular, one can use the Valiant-Vazirani isolation lemma (Valiant & Vazirani 1985) to select each set S j , and instead of using fully independent sets S j one can use sets S 1 , . . . , S determined by a random walk on an expander. We elaborate on this more. Denote by k = log 2 n . Let H 
Since we allow for error 1/n c , we could set = O(log n). The number of random bits one needs for the construction depends on how many random bits are needed to specify a single function in any of the 2-universal families. Nisan (1992) gives for every k, m ≥ 1, a 2-universal family H m k based on convolution such that each hash function in H m k can be uniquely determined by k + 2m − 1 bits. Hence, a direct implementation of the above scheme uses only O(log 3 n) random bits. We need to do somewhat better, though.
One can save a factor of log n by observing that for each j, h we need only 3k + 3 bits. To save yet another factor of log n we will not take h k+2 j for different j's fully independent but rather, the h k+2 j 's will be given by steps of a random walk on an expander. In order to apply Proposition 2.10 we need to use multiple hash functions at once instead of a single hash function. Since (15/16) 50 < 1/20 we can state the following corollary to Claim 3.6:
Claim 3.7. Let S ⊆ {0, 1} k be a non-empty set and m be an integer satisfying
Let G n be the Gaber-Galil graph from Section 2.3 with the vertex set of size where r ranges over random strings of length 50(3k + 3) + 3 . By the choice of the above probability is at least 1 − n −c . Thus we only need O(log n) random bits to specify all the sets S m j,t . This gives the following formula that for any fixed input x ∈ {0, 1} n with high probability over the choice of a random string r computes And(x) correctly: }, t∈{1,...,50}, m∈{2,...,k+2} Mod
It remains to explain how the probabilistic CC 0 circuit simulates the computation of the formula. The CC 0 circuit computes according to the following formula that takes input x ∈ {0, 1} n and random bits r ∈ {0, 1} 50(3k+3)+3 : , t∈{1,...,50}, m∈{2,...,k+2} Mod
The . This calculation will be performed by the procedure for the connectivity language of the circuit and not by the circuit itself. It uses the fact that all the steps of the random walk are efficiently computable and that the labels of appropriate gates in the circuit are chosen to be easily decomposable into r , h, j, t, i and m. Thus evaluation of Magic r ,h,j,t,i,0 m (r) reduces to the problem of checking r = r which can be done by polynomial size CC 0 circuits by Corollary 2.5. Since the leading Or in the above formula is of fan-in O(log 2 n), by Corollary 2.5 it can be computed by polynomial size CC 0 circuits. Thus the overall circuit is a CC 0 circuit of polynomial size and can be constructed in DPLOGTIME. (The random walk and hash function evaluation is thus not performed by the c c 19 (2010) circuit itself but rather by the procedure constructing the circuit. The hash function evaluation could be done by the circuit for suitable p and q but we do not know how to evaluate the random walk by a CC 0 circuit. This leads to DPLOGTIME-uniformity.)
We can state the following corollary: Proof. Let k ≥ 1 be such that f is computable by constant depth circuits of size kn k +k = m consisting of Not, And, Or, Mod pq gates. Using DeMorgan's rule and simple circuit modifications we can assume that f is computable by circuits of twice the depth consisting entirely of at most 2m
2 Not, Or m , Mod pq gates. Replace each Or m gate by a copy of the probabilistic circuit from the previous lemma that computes Or m with error at most 1/m c+1 . Let all the copies share the same O(log m) = O(log n) random bits. We claim that the resulting circuit, consisting of only Not and Mod pq gates, computes f correctly with error at most 1/n c . For a fixed input each replacement of an Or m gate computes its value incorrectly with probability at most 1/m c+1 over the random bits of the circuit. Since at most m Or m gates were replaced, the whole circuit errs with probability at most m/m c+1 ≤ 1/n c . We can replace Not gates by
Mod pq gates to obtain the desired circuit.
This provides the following strengthening of the main theorem:
Theorem 3.9. Both uniformly and non-uniformly we have Ajtai & Ben-Or (1984) show that non-uniformly rand−AC 0 is equal to AC 0 ; the same technique applies to ACC 0 :
Derandomization
Proposition 4.1 (Ajtai & Ben-Or) . Non-uniformly we have
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However, we do not know how to derandomize rand − CC 0 even non-uniformly as we do not know how to compute And in CC 0 (Catch 22). However, since non-uniformly rand − CC 0 ⊆ rand − ACC 0 ⊆ ACC 0 we can nonuniformly reduce the number of random bits in any CC 0 circuit to obtain:
Corollary 4.2. Non-uniformly we have
Our rand − CC 0 circuits are allowed to have error ≤ 1/3. We do not know how to reduce the error to exponentially small, which would allow full derandomization, but we can certainly reduce the error to quasi-polynomially small: Proof. Let {C n } n≥1 be the rand − CC 0 family of circuits computing f with error at most 1/3. Fix n ≥ 1 and let = 300c log k n . Take independent copies of C n . By Chernoff bound (cf. Alon & Spencer 2000, Theorem A.1.13), on a given input the probability that more than 2 /5 of the independent copies of C n will simultaneously provide a wrong answer on the input is at most e − /300 < 1/2 c log k n . To finish the construction of the probabilistic circuit for f n with small error we only need to present a CC 0 circuit that distinguishes between the situation where at least 3 /5 of the copies of C n output one from the situation where 3 /5 of the copies output zero. Ajtai (1993) gives an AC 0 circuit for approximate majority, i.e., a circuit that on any bit input is one if at least 3 /5 of the inputs is one and it is zero when less than /2 of the inputs is one. The size of the circuit is polynomial in and the circuit consists of Not, Or O(1) and And O(1) gates. Using Corollary 2.5 the circuit can be turned into a CC 0 circuit of size polynomial in n. The desired circuit for f is constructed by feeding the output of the copies of C n into the approximate majority circuit of Ajtai.
The previous proof transforms rand(m)−CC 0 circuits computing f into rand(m log k n)−CC 0 circuits for f with error at most 1/2 O(log k n) . In terms of random bits one can do slightly better in certain cases; using expander walks one can convert rand(log n)−CC 0 circuits for f into rand(log n)−CC 0 circuits for f with error at most 1/n O(1) . Using the technique of Ajtai & Ben-Or (1984) Proof. To obtain an And • Or • CC 0 circuit computing f correctly on inputs of length n we proceed as follows. Take Or of n independent copies of the rand − CC 0 circuit for f . This yields an Or • rand − CC 0 circuit that computes the function f on one-inputs, i.e., inputs in f −1 (1), correctly with probability ≥ 1− 1 (3n) n . At the same time the Or•rand − CC 0 circuit computes f correctly on zero-inputs, i.e., inputs in f −1 (0), with probability at least 1 − n 3n
. Taking And of n independent copies of the Or • rand − CC 0 gives circuit that is correct on one-inputs with probability at least 1 − n (3n) n and on zero-inputs with probability at least 1 − 3 −n . As on every input of length n, the error of the resulting And • Or • rand − CC 0 circuit is smaller than 2 −n , there is a certain choice of the random bits which yields an And • Or • CC 0 circuit that computes f correctly on all inputs of length n.
A similar proof establishes that rand − CC 0 ⊆ Or • And • CC 0 . We can thus replace an arbitrarily complex ACC 0 circuit by Mod gates, n Or gates of fan-in n and a single And gate of fan-in n. In fact, one can make the number of Or gates and the fan-in of the And and Or gates slightly sublinear: for any k ≥ 1, first decrease the error of the rand − CC 0 circuit to 1/2 2 log k n using Proposition 4.3, then use n/ log k n copies of the circuits in the above proof instead of n copies to obtain And and Or gates of fan-in n/ log k n. This seems to suggest that Mod gates have sufficient power to compute And and Or.
These results are similar in spirit to several known results about depth reduction of constant depth circuits. The difference is that those results eliminate the And and Or gates by means of the depth reduction, while our results utilize the power of modular counting to do the elimination. A drawback of the depth reduction results is that they incur an inherent quasi-polynomial increase in the size of the circuit, which we are able to avoid in our results. Allender & Hertrampf (1994) Beigel & Tarui (1994) show that quasi-polynomial size ACC 0 can be computed by quasi-polynomial size circuits consisting of a gate computing a symmetric function fed by And gates of fan-in log O(1) n. Tarui (1993) shows that quasi-polynomial size AC 0 can be computed by quasi-polynomial size depth 3 circuits consisting of an Or gate at the output, fed by n Maj gates that are fed by And gates of fan-in log O(1) n (the fan-in of the top gate can in fact be slightly sublinear). Next we consider uniform derandomization. In (Hansen 2008 ) a theorem of Allender & Hertrampf (1994) was used to convert a uniform probabilistic circuit to a deterministic uniform circuit:
Proposition 4.5 (Allender & Hertrampf) . Let {C n } be a uniform family of probabilistic circuits taking r(n) random bits and computing a family of Boolean functions {f n } with error probability less than 1/r(n). Then there is a uniform family of deterministic circuits computing {f n } that consists of circuits with the top gates being:
that take as their inputs outputs of copies of C n with random bits hardwired.
This theorem is not suitable for us as the resulting circuit is of quasipolynomial size. So we need a more efficient version of this conversion. Viola (2007) considered a similar question of efficiently converting probabilistic circuits into deterministic circuits, albeit in a somewhat different language. His objective was to minimize the running time needed to calculate the connectivity language of the circuit. This objective also led to somewhat quasi-polynomial size circuits. We use techniques similar to (Allender & Hertrampf 1994) and (Viola 2007) , based on Lautemann's proof of BPP ⊆ Σ 2 (Lautemann 1983) , to establish the following claim: Theorem 4.6. Let {C n } be a uniform family of probabilistic circuits taking r(n) ≥ 1 random bits and computing a family of Boolean functions {f n } with error probability less than 1/(21r(n)). Then there is a uniform family of deterministic circuits computing {f n } that consists of circuits with the top gates being:
that take as their inputs outputs of copies of C n with random bits hardwired. 1} r(n) be the set of random strings for which C n outputs 1 on input w. If f (w) = 1 then |S w | ≥ 2 r(n) (1 − 1/21r(n)) and |S w | ≤ 2 r(n) /21r(n) otherwise. We will build a circuit that will distinguish these two cases. We use the method of Lautemann (1983) . Lautemann shows that any set A ⊆ {0, 1} m has the following two properties:
Proof. We want to uniformly construct Or
Here, A ⊕ x i = {y ⊕ x i ; y ∈ A}, where the Xor is bit-wise. The proof is a simple counting argument and we return to it later. This directly allows one to build Or 2 O(r(n) 2 ) • And 2 r(n) • Or O(r(n)) -type circuit computing f n . Namely, the following circuit computes f n :
where C n (y ⊕ x i ) is the circuit C n with random bits hardwired to y ⊕ x i . It is straightforward to verify using Lautemann's properties that this circuit computes f n on each input w ∈ {0, 1} n , as the set S w is of size either larger than 2 r(n) /2 or smaller than 2 r(n) /21r(n) depending on the value f (w). The size of the top-most Or is too large, however, as there are 2 r(n) 2 choices for x 1 , . . . , x r(n) . Using random walks on expanders we reduce the number of necessary bits to 2 O(r(n) Since rw m (z) i can be computed in time polynomial in m and given m, z and i, the connectivity language of this circuit can be computed in DPLOG-TIME.
This together with our Theorem 3.9 (Corollary 3.8) and Corollary 2.5 yields the following corollary: 
Constant width planar branching programs
In this section we will use our results to improve upon a recent characterization of ACC 0 circuits by constant width planar nondeterministic branching programs (Hansen 2008) . All results in this section hold in the non-uniform as well as logspace-uniform setting. The characterization obtained was the following:
Theorem 5.1 (Hansen) . Constant width quasi-polynomial size planar nondeterministic branching programs compute exactly quasi-polynomial ACC 0 .
By a constant width quasi-polynomial size planar nondeterministic branching program is simply meant a nondeterministic branching program in layered form where every layer contains a constant number of nodes, having the property that as a digraph it can be drawn in the plane with no arcs crossing. For precise definitions we refer the reader to (Hansen 2008; Hansen et al. 2006) . The proof of the above characterization involved a number of steps where all except one could be done in polynomial size. One direction of the characterization was obtained by Hansen, Miltersen & Vinay (2006) : Proposition 5.2 (Hansen, Miltersen & Vinay) . Every function computed by constant width polynomial size planar non-deterministic branching programs is in ACC 0 .
For the other direction, the following part of the characterization was done in the polynomial size setting by Hansen (2008) The final part of Theorem 5.1 was proved by a quasi-polynomial version of our Corollary 4.7. The proof of this used ideas similar to parts of the proofs of our results here. The main cause for the inefficiency leading only to a result in the quasi-polynomial setting was the use of probabilistic polynomials instead of our use here of more complicated CC 0 circuits. With the improved result as stated by Corollary 4.7 we finally obtain the following characterization of ACC 0 :
Theorem 5.4. A function is computable by constant width polynomial size planar non-deterministic branching programs if and only if it is in ACC 0 .
We thus answer the open question of (Hansen 2008) affirmatively.
